

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/625,580		07/23/2003	Daniel Kenneth Lunecki	CYGL-26,370	7734	
25883	7590	06/13/2006		EXAMINER		
		OTT, L.L.P		HUYNH	HUYNH, KIM T	
P.O. BOX 741715 DALLAS, TX 75374-1715				ART UNIT	PAPER NUMBER	
ŕ				2112		
				DATE MAILED: 06/13/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/625,580	LUNECKI ET AL.				
Office Action Summary	Examiner	Art Unit				
•	Kim T. Huynh	2112				
The MAILING DATE of this communication app						
Period for Reply		·				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DATE of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  If NO period for reply is specified above, the maximum statutory period value of the provision of the	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be timused and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	I. sely filed the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1)⊠ Responsive to communication(s) filed on <u>30 M</u>	arch 2006.					
2a) This action is <b>FINAL</b> . 2b) ☑ This						
3) Since this application is in condition for allowar	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	33 O.G. 213.				
Disposition of Claims						
4) ☑ Claim(s) 1-25 and 30 is/are pending in the app 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☑ Claim(s) 1-25 and 30 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/o	vn from consideration.					
Application Papers						
9) ☐ The specification is objected to by the Examine 10) ☑ The drawing(s) filed on 23 July 2003 is/are: a) ☐ Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) ☐ The oath or declaration is objected to by the Ex	☑ accepted or b)☐ objected to be drawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority document: 2. Certified copies of the priority document: 3. Copies of the certified copies of the priority document: application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage				
Attachment(s)  1) Notice of References Cited (PTO-892)	4) Interview Summary					
<ul> <li>2) Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)</li> <li>Paper No(s)/Mail Date</li> </ul>	Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate ratent Application (PTO-152)				

Art Unit: 2112

#### **DETAILED ACTION**

### Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 16-25 are rejected under 35 U.S.C. 102(b) as being anticipated by Bacon (US Patent 6,307,538)

As for claim 16, Bacon teaches a modularized serial data module for interfacing between a first serial data communication interface (see figure 3, microcontroller core 102, SIE 104), operating in accordance with a first serial data protocol from and to an external device for transmitting and receiving serial data that transmits/receives data and also provides power to the modularized serial data module (see figure 3, and column 5 lines 6-12), and a second serial data communication interface operating in accordance with an associated serial data protocol that transmits or receives data (see figure 3, isolator 92 and column 5 lines 1-5), comprising: a connector housing for providing a physical interface with the first serial data communication interface (see figure 3, connector housing, a data interface for providing a physical interface with the second serial data communication interface (see figure 3, isolator 92); a processor housing disposed adjacent said connector housing and interfacing therewith (see figure 3, microcontroller core 102; a single chip processor disposed within said processor

housing and operable to be powered by the serial data communication interface through said connector housing (see figure 3, microcontroller 102 and column 5 lines 5-12), and also operable to interface with the data portion of the first serial data communication interface through said connector housing (see figure 3, SIE 104 and column 5 lines 5-13), and to interface with the data portion of the second data communication interface through said data interface (see column 4 lines 55-67)., and wherein said processor is operable to provide processing of information based upon data received from either the first serial data communication interface through said connector housing or the second serial data communication for transmission to either the serial data communication interface through said connector housing or the second serial data communication interface through said connector housing or the second serial data communication interface through said data interface (see figure 3 and column 5 lines 6-12).

As for claims 17-19, Bacon teaches wherein said data interface comprises an analog interface (see column 4 lines 30-33).

As for claims 20-22, Bacon teaches wherein said data interface comprises a digital data interface (see column 5 lines 6-12).

As for claims 23, Bacon teaches wherein the first serial data protocol is a synchronous data protocol (see column 6 lines 29-30).

Art Unit: 2112

As for claims 24, Bacon teaches wherein the first serial data protocol is associated with a universal serial bùs data protocol (see column 3 lines 47).

As for claim 25, Bacon teaches wherein processor utilizes a free running time base generated within said connector housing (see column 6 lines 22-31).

## Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-15, 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bacon (US Patent 6,307,538) in view of Ware et al. (US Patent 5,446,696) and further in view of Nolan et al. (US Patent 5,841,996)

As for claims 1, 15 and 30 Bacon teaches a modularized serial data module for interfacing with a serial data communication interface to an external device operating in accordance with a first serial data protocol that transmits/receives data and also provides power to the modularized serial data module (see figure 3, microcontroller core 102 and column 5 lines 6-12), comprising: a connector

Art Unit: 2112

housing for providing a physical interface with the serial data communication interface (see figure 3, connector plugs 106, SIE 104)., a processor housing disposed adjacent said connector housing and interfacing therewith (see figure 3, microcontroller 102)., a single chip processor disposed within said processor housing and operable to be powered by the serial data communication interface through said connector housing and also operable to interface with the data portion of the serial data communication interface through said connector housing (see figure 3, microcontroller 102, power supply 184, ground 182, and column 5 lines 6-18), and wherein said single chip processor is operable to provide processing of information based upon data received from the serial data communication interface with the first serial data protocol through said connector housing or processing information with the first serial data protocol for transmission to the serial data communication interface through said connector housing (see figure 3 and column 5 lines 5-18). Bacon does not expressly teach oscillator disposed with the processor housing. However, Ware teaches an oscillator disposed within a processor(see figure 5, oscillator 565 disposed within the processor 560). Therefore, it would have been obvious to a person of an ordinary skill in the ad at the time the invention was made to have combined the teachings of Ware into the teachings of Bacon because the oscillator will providing control of frequency for refresh signal thus power reduction can be reduced significantly (see abstract and column 3 lines 49-52).

Furthermore, the modified of Bacon discloses all the limitation as above except whether this oscillator disposed on a processor chip a free running oscillator. However, Nolan discloses a microcontroller includes watchdog timer that is realized as a free running on-chip RC oscillator which does not require any external components. (col.5,lines 4-11) Therefore, it would have been obvious to one having ordinary skills in the art at the time the invention was made to incorporate Nolan's teaching into the modified of Bacon's system so as to provide the capability for programming a microcontroller while in its end-use application. (col.1, lines 59-61)

As for claim 2, Bacon teaches a data interface between said processor in said processor housing and external to said processor housing for transmission of data from the processor exterior to the processor housing or receipt of data generated exterior to said data housing for processing by the said processor (see figure 3).

As for claims 3-5, Bacon teaches wherein said data interface comprises an analog interface (see column 4 lines 30-33).

As for claims 6-8, Bacon teaches wherein said data intedace comprises a digital data interface (see column 5 lines 6-12).

As for claim 9, Bacon teaches a transducer disposed in said processing housing for interfacing between said processor and exterior to said processor housing for receipt of external information generated external to said processor housing or providing of information to the exterior of said processor housing, said transducer interfaced with said processor (see figure 3, transducer 80, 82, 84).

As for claim 10, Bacon teaches wherein said transducer is operable to sense exterior information for input to said processor for processing thereof and subsequent transmission to the serial data line through said connector housing (see figure 3, transducer 80, 82, 84).

As for claim 11, Bacon teaches wherein said transducer is operable to generate information for output exterior of said processor housing (see figure 3).

As for claim 12, Bacon teaches wherein said transducer requires power and the power required thereby is provided through said connector housing and said processor housing (see figure 3 and column 5 lines 13-18).

As for claim 13, Bacon teaches wherein the first serial data protocol is a synchronous data protocol (see column 6 lines 29-30).

Art Unit: 2112

As for claim 14, Bacon teaches wherein the first serial data protocol is associated with a universal serial bus data protocol (see column 3 lines 47).

### Response to Amendment

- 6. Applicant's amendment filed on 3/30/06 have been fully considered but are moot in view of the new ground(s) of rejection.
  - a. In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., a single chip processor that interfaces with the first data protocol and the second data protocol both being serial data protocols) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).
  - b. Applicant argues that there is no description in Bacon to indicate that the two serial interfaces are different. Examiner respectfully disagrees. As Bacon notes in figure 3, the devices 92 and 104 are two different interfaces.

#### Conclusion

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kim Huynh whose telephone number is (571)272-3635 or via e-mail addressed to [kim.huynh3@uspto.gov]. The examiner can normally be reached on M-F 9.00AM- 6:00PM. If attempts to

Art Unit: 2112

reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached at (571)272-3676 or via e-mail addressed to [rehana.perveen@uspto.gov].

The fax phone numbers for the organization where this application or proceeding is assigned are (571)273-8300 for regular communications and After Final communications. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571)272-2100.

Kim Huynh

June 8, 2006